# Design and performance analysis of A Triple Material Double Gate Cylindrical Gate All Around (TMDG CGAA) MOSFET in Nanometer Regime

Asmita Menaria, Rahul Pandey, Praveen K. Jain

Department of Electronics & Communication Engineering, Swami Keshvanand Institute of Technology, Management & Gramothan Jaipur-302017 (INDIA)

Email - rahul.pandey@skit.ac.in

Received 14.08.2019 received in revised form 27.09.2020, accepted 06.10.2020

Abstract : The current work deals with the designing and performance analysis of a Triple Material Double Gate Cylindrical Gate All Around (TMDG-CGAA) MOSFET in the nanometer regime. The proposed structure has combined the gate engineering technique by used a double gate structure and the material engineering techniques by used three different materials in the gate electrode to incorporate the benefits of both the techniques. The proposed structure has been verified by using the ATLAS tool, which is a 3-dimensional tool. A comparative study of SG-CGAA, DG-CGAA, DMDG-CGAA, and TMDG-CGAA has been accomplished by using the same device parameters. The threshold voltage (Vth) is extracted from the transfer characteristic of the above MOSFETs. Along with the threshold voltage extraction the other parameters like DIBL and  $I_{on}/I_{off}$  ratio are also calculated. Results disclosed that the TMDG-CGAA MOSFET gives better immunity to the SCEs like DIBL. Also, the ratio of on current is to off current is also high in the TMDG-CGAA MOSFET in comparison to SG CGAA MOSFET and DGDM-CGAA MOSFET structures. In the short channel planar devices, the potential barrier is reducing so that the threshold voltage is also reducing. But in the proposed structure the device shows better performance, it increases gate controllability and reducing the SCEs and increment in the high drain current along with the high packaging density, which is needed in the application of Ultra Large Scale Integration (ULSI).

Keywords-TMDG CGAA MOSET, DIBL, Threshold voltage, SCEs.

### **5. INTRODUCTION**

To give superior exemption to SCEs in the nanometer regime the MOSFET can be improved from conventional MOSFETs to Cylindrical Gate All Around (CGAA) MOSFETs. Many structures with multiple gates i.e., double-gate MOSFET, triple gate MOSFET, quadruple gate MOSFET, and cylindrical gate all around MOSFET have been invented to reduce the SCEs [1-4]. Although the multigate devices show better immunity to SCEs and device performance the drain current reduces in these multiple gate structures. Gate electrode is covered around the channel in the GAA devices, which enhances gate controllability. And also enhances current.

In the CGAA MOSFETs, due to the cylindrical structure, the current drive per unit Silicon area gives the great electric field incarceration. As the electric field at the Si/Sio2 involvement enhances that's why the off current does not enhances the cylindrical gate structures [5]. So the enhanced on current and reduced off current provides the better Ion/Ioff ratio. The proposed TMDG-CGAA structure is the cylindrical version of the TMDG planar MOSFET. In the proposed structure, both gate engineering and material engineering are combined for achieving both technique's benefits. The double-gate MOSFET structure rises the volume inversion so the electrical characteristics  $I_{on}/I_{off}$ ratio increases [6]. This results that the double gate structures are more efficient in gate controlling.

As the gate voltage controllability decreases on the drain current, there will be sub-threshold conduction in the transistor. Because when the channel length of MOSFET keeps short the top sideways electric field drifts velocities of majority carriers saturate. Three dissimilar materials with three dissimilar work functions are used for the gate in the proposed work. The largest value of workfunction is placed near to source terminal so that the carriers can accelerate more rapidly in the channel region and the smallest value of work-function is placed near to drain terminal so that the electric field peak can be reduced at the drain terminal so the Hot Carrier Effect (HCE) for the n-channel MOSFETs (for p-channel vice versa) also reducing [7].

The proposed structure has superior gate controlling because of the cylindrical structure with the double gate and also decreased the SCEs and improves the drain current due to the triple material used in both the gates. Also, the comparison is done in CGAA, DG-CGAA, and TMDG-CGAA. The simulation is done by the ATLAS 3D device simulator.

Gate electrode controls the channel region in the long channel device MOSFET. Source and drain terminal controls the gate electrode in the short channel device instead of the channel region in the short channel length devices. Some negative and worse effects occur due to the short channel. In the short channel length devices. A device having the channel length is of the similar order of magnitude when depletion-layer widths ( $x_{dD}$ ,  $x_{dS}$ ) of the drain and source terminal, this is known as a short channel device. Because of this short channel, short channel effects (SCE) came into light.

When the channel length is shortened the device suffers from the SCEs. By this SCEs the device starts behaving differently from the long channel device. These SCEs affect device performance, reliability, and mobility. There are many Short Channel Effects like Hot carrier effects, DIBL, a threshold voltage ( $V_{\rm th}$ ) roll-off, etc [8-10].

## 6. DEVICE STRUCTURE

Fig.1. shows the 3D simulated structure of a Triple Material Double Gate-Cylindrical Gate All Around (TMDG-CGAA) MOSFET structure by 3D ATLAS tool. Two gates are used in this structure to control the current and reduce the short channel effects. Tube shaped channel is controlled by the internal gate and the external gate in this structure.

The internal gate is used to increase the charge control in the channel region because the internal gate is covered by the oxide layer. And the external gate has similarities to the Gate All Around devices. The internal gate and the external gate have three dissimilar materials and work functions. These three materials are arranged from source to drain is: Aurum Au ( $\phi_{m1} = 4.8 eV$ ), Molybdenum Mo ( $\phi_{m2} =$ 4.6eV), Titanium Ti ( $\phi_{m3} = 4.4eV$ ). The ratio of the channel length L<sub>1</sub>:L<sub>2</sub>: L<sub>3</sub> is 1:1:1. The channel region of the device is lightly doped with the acceptor concentration ( $N_{\rm A}=10^{18}~{\rm cm}^{-3})$  and the source and drain regions are highly doped with the donor concentration ( $N_D = 2 \times 10^{20} \text{ cm}^{-3}$ ). The SiO<sub>2</sub> is used as the gate oxide with the dielectric constant equal to 3.9. The horizontal and radial direction of the channel is taken on the z-axis and radius. Analysis of the following device characteristics of the designed MOSFET is done using the ATLAS tool, which is a 3D device simulator from SILVACO Inc.



Figure 1 3D simulated structure of TMDG-CGAA MOSFET of 30nm channel length (a) Simulated structure of TMDG-CGAA MOSFET (b) 2D cross-sectional view of TMDG-CGAA MOSFET (c) Cross-sectional view along the channel length

In fig 1 (c) horizontal x-axis is used for zdirection and the vertical y-axis is used as a radial direction. Work functions are arranged in a manner that the highest work-function material Au (Aurum) is placed near to the source and the lowest workfunction material Ti (Titanium) is kept near the drain terminal. The L1, L2, and L3 are channel lengths under material M1, M2, and M3 respectively. Design parameters of the TMDG-CGAA MOSFET are listed below in Table I. All the parameters are taken the same for comparison of CGAA, DG-CGAA, and TMDG-CGAA MOSFET at the same channel length 30 nm.

Table I indicates the design parameters for the TMDG-CGAA MOSFET. Si thickness is taken as 5nm for all the CGAA design structures. The gate oxide thickness ( $t_{ox}$ ) is 1nm. The Sio<sub>2</sub> is used as the gate oxide with the dielectric constant equal to 3.9.

Table 1. List of design parameters of TMDG -CGAA MOSFET

Parameters	Symbols	Values
Oxides thickness	t <sub>ox</sub>	1nm
Doping Concentration of channel	N <sub>A</sub>	$1 \times 10^{18}  \mathrm{cm}^{-3}$
Doping Concentration of Source and Drain	N <sub>D</sub>	$2 \times 10^{20}  \mathrm{cm}^{-3}$
Aurum (Au) work function	$\phi_{m1}$	4. 8eV
Molybdenum work function (Mo)	φ <sub>m2</sub>	4. 6eV
Titanium Work function (Ti)	φ <sub>m3</sub>	4. 4eV
Combined Channel Length	L <sub>G</sub>	30 nm
Metal Channel Length M1, M2 and M3	$L_{G1}, L_{G2} \& L_{G3}$	10 nm
Channel thickness	tsi	5 nm
Core Radius	R	5 nm
Length of Source/Drain	$L_{\rm S}/L_{\rm D}$	10 nm

### 7. RESULTS AND DISCUSSIONS

The transfer characteristics  $(I_d-V_g)$  of single gate CGAA MOSFET and DG-CGAA MOSFET at channel length ( $L_g = 30$  nm) is compared in the below fig 2. Design parameters are taken the same to compare both the designs SG CGAA MOSFET and DG CGAA MOSFET.  $I_d-V_g$  characteristics are plotted at constant voltage  $V_{DS} = 1V$  the gate voltage  $(V_{gs})$  is varying from 0 v to 1 v.

By analyzing the fig.2, it can be stated that in the DG-CGAA MOSFET decreased the threshold voltage roll-off than the SG-CGAA MOSFET. The gate to source voltage is changing between the 0V to 1V and at the  $V_{DS} = 1V$ , the maximum drain current ( $I_D$ ) is 0.1628 mA and 0.3052 mA for SG-CGAA MOSFET and DG-CGAA MOSFET respectively. In the double gate structure the value of the drain current increases due to both inner gate and outer gate[11-17]. The channel region is controlled by both the gates, so the drain current enhances, so the on current enhances, and also the off current reduces. Thus the  $I_{on}/I_{off}$  ratio is effectively increased in the DG CGAA MOSFET than the SG CGAA MOSFET.



Figure2 : Transfer characteristics of SG CGAA and DG CGAA MOSFET at 30nm channel length

In fig.3., the transfer characteristics of DMDG CGAA MOSFET is compared with the SG CGAA DG CGAA MOSFET when the MOSFET and gate to source voltage is varied between the 0V to 1V. And drain to source voltage is kept constant  $V_{DS} = 1V$ . Drain current is dependent on the metalwork function of the gate electrode. Titanium (Ti) and Aurum (Au) is used as a gate electrode. These two materials are selected for the dual material structure so that the average of the gate electrode can be the same as the single material structure. The higher value of work function (Au =4.8eV) is situated at the source side and lower value of work-function (Mo = 4.6eV) is situated towards the drain terminal, by using this arrangement of the work function built a step potential channel region [18-19] So the I<sub>D</sub> increases in the DMDG CGAA MOSFET than the single material DG CGAA MOSFET and CGAA MOSFET. By using the dual materials in the CGAA MOSFET, also the transport efficiency increases in the DMDG CGAA MOSFET.



Figure 3: Transfer characteristics of CGAA, DG CGAA MOSFET, and DMDG CGAA MOSFET at 30nm channel length

As shown in Table II, value of the  $V_{th}$  is higher for the DMDG CGAA MOSFET than that of the SG CGAA MOSFET and DG CGAA MOSFET. The drain current in the DMDG CGAA MOSFET is also enhanced. As we move for the DMDG CGAA MOSFET from the SG CGAA MOSFET and DG CGAA MOSFET the DIBL also decreases. Thus, by comparing and analyzing the results we can clearly say that DMDG CGAA MOSFET shows better characteristics in all aspects as compared to SG CGAA MOSFET and DG CGAA MOSFET devices.

 Table 2: Threshold voltage, drain current, DIBL and

 transconductance of SG-CGAA MOSFET, DG CGAA MOSFET

 and DMDG-CGAA MOSFET

MOSFET structure	Vth (V)	Drain current (mA)	DIBL (mV/V)	Trans- conductance (mA/V)
SG-CGAA MOSFET	0.262	0.1628	5.55	0.3
DG-CGAA MOSFET	0.336	0.3052	4.45	0.715
DMDG- CGAA MOSFET	0.363	1.9	3.33	4.90

Fig. 4 shows the transfer characteristics (I<sub>d</sub>-V<sub>g</sub>) of DMDG-CGAA MOSFET and TMDG-CGAA MOSFET at channel length ( $L_g = 30$  nm). The gate electrode constitutes of three different metals, Aurum (Au) (workfunction= 4.8eV). Molybdenum (work- function= 4.6eV) and Titanium (Ti) (work- function= 4.4eV), which have been taken same for TMDG-CGAA MOSFET structures. The above materials have been selected for the triple material structure, this allows us to have the average of the gate electrode to be the same as the single material structure. For dualmaterial, Molybdenum is discarded from the above three materials. Also, other parameters like oxide thickness  $(t_{ox})$ , Silicon thickness  $(t_{si})$ , and doping concentrations are taken the same for the comparative study of both the structures. The transfer characteristics are drawn from the constant  $V_{DS} = 1V$  and the  $V_{GS}$  varies from 0V to 1.0V.

Also, at the gate to source voltage  $V_{GS} = 1V$ , the I<sub>D</sub> is 1.9 mA and 2.04 mA for DMDG-CGAA MOSFET and TMDG-CGAA MOSFET respectively. The I<sub>D</sub> in the TMDG-CGAA MOSFET is greater than DMDG-CGAA MOSFET. In TMDG-CGAA MOSFET, the channel region is wrapped by the triple material gate electrode, allowing the  $I_D$  to increase. The introduction of the triple materials enhances the controllability of the gate so that the drain current of the device increases. Because of the surface potential curves and electric field, the threshold voltage is roll-off in the TMDG CGAA structure. But the other SCEs like DIBL is reducing in the TMDG-CGAA MOSFET.



Figure 4: Transfer characteristics of DMDG CGAA MOSFET and TMDG CGAA MOSFET at 30nm channel length

The calculation is done for the various parameters like threshold voltage, DIBL,  $I_{D}$ , and transconductance values. These values are listed in Table III.

 Table 3: Threshold Voltage, Drain Current, DIBL,

 andtransconductance of DMDG CGAA MOSFET and TMDG

MOSFET	Vth	Drain	DIBL	Trans-
structure	(v)	(mA)	$(\mathbf{m}\mathbf{v}/\mathbf{v})$	conductan ce (mA/V)
DMDG- CGAA	0.36	1.9	3.33	4.90
MOSFET	5			
$(L_G = 30nm)$				
TMDG-	0.34	2.04	1.11	5.82
CGAA	6			
MOSFET				
(L <sub>G</sub> =				
30nm)				

The design parameters for DMDG CGAA MOSFET and TMDG CGAA MOSFET are taken the same. As the channel, the length is taken 30nm for comparing both the structures, also the other parameters like  $t_{ox}$ ,  $t_{si}$ , etc are the same. From the table,  $V_{th}$  is decreased in the TMDG-CGAA MOSFET than the DMDG-CGAA MOSFET. But on current is higher in the TMDG-CGAA MOSFET. The DIBL is also decreased as a move for the TMDG-CGAA MOSFET. Although the threshold voltage is a little bit lesser in TMDG-CGAA MOSFET the drain current enhances, SCEs (DIBL) reduces and transconductance also improves at the cost of a minor change in threshold voltage. So we can

conclude that the  $I_D$ , transconductance is enhanced along with reduced DIBL SCEs by analyzing all the results.

The calculation is done for the various parameters like threshold voltage, DIBL, I<sub>D</sub> and transconductance values. These values are listed in Table III. The design parameters for DMDG CGAA MOSFET and TMDG CGAA MOSFET are taken the same. As the channel, the length is taken 30nm for comparing both the structures, also the other parameters like tox, tsi, etc are the same. From the table, V<sub>th</sub> is decreased in the TMDG-CGAA MOSFET than the DMDG-CGAA MOSFET. But on current is higher in the TMDG-CGAA MOSFET. The DIBL is also decreased as a move for the TMDG-CGAA MOSFET from the DMDG-CGAA MOSFET. Although the threshold voltage is a little bit lesser in TMDG-CGAA MOSFET the drain current enhances, SCEs (DIBL) reduces and transconductance also improves at the cost of a minor change in threshold voltage. So we can conclude that the I<sub>D</sub>, transconductance is enhanced along with reduced DIBL SCEs by analyzing all the results.

The threshold voltage ( $V_{th}$ ) is known as the  $V_{GS}$  at which the inversion charge density ( $Q_{inv}$ ) reaches its threshold value  $Q_{th}$  in gate-all-around devices. We have used Constant Current (CC) method [20] for extracting the threshold value. Where the arbitrary constant current is given by as follows:

# $I_d = \frac{W}{L} \times 10^{-7} \text{ A}$

Where W and L are the width and length of the channel respectively. Where the formula of effective width is given by:

 $W = 2 \Pi R_{eff}$ Where the  $R_{eff}$  is given as follows

$$R_{eff} = \frac{\int_{R_1}^{R_2} (2\pi r dr) r}{\pi (R_2^2 - R_1^2)}$$

Here  $R_1$  and  $R_2$  are calculated by the given formulas

 $R_1 = t_c + t_{ox}$  and  $R_2 = t_c + t_{ox} + t_{si}$ 

Where the  $t_c$  is core diameter,  $t_{ox}$  and  $t_{si}$  are thicknesses of the oxide and silicon respectively. By using the constant current method (CC method), the value of the threshold voltage can be taken out. By using this method the  $V_{th}$  can be measured corresponding to a constant current, on this constant current the value if  $V_{GS}$  is known as the threshold voltage ( $V_{th}$ ) [21].

DIBL is known as the  $V_{th}$  variation at  $V_{DS}$ = 0.1v and  $V_{DS}$ = 1.0 to the  $V_{DS}$  variation  $V_{DS}$ = 1v and  $V_{DS}$ = 0.1v.

$$DIBL = \frac{\Delta V_{th}}{\Delta V_{DS}} = \frac{(V_{th})_{V_{dS}=0.1\nu} - (V_{th})_{V_{dS}=1\nu}}{(V_{ds}=1\nu) - (V_{ds}=0.1\nu)}$$
  
The unit of the DIBL is mV/V.

Transconductance is determined by the ratio change in  $I_D$  to the change in  $V_{GS}$ .  $g_m$  is the symbol and the unit is mA/V for the transconductance. In short higher transconductance gives higher amplifications. Transconductance can be calculated by the transfer characteristic of the device. The formula used for the transconductance is given as follows:

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} = \frac{(I_D)_{V_{gS}=1\nu} - (I_D)_{V_{gS}=0.8\nu}}{(V_{gS}=1\nu) - (V_{dS}=0.8\nu)}$$

The I<sub>on</sub> current is the drain current which is obtained while the transistor is working in its on the state. And Ioff current is obtained when the transistor is working in the off state. An ideal situation for an ideal switch, the on-current is limited by the external circuit and the off current is ideally zero. But practically the off current is not zero but it has to be minimized for the better switching characteristics. In the planar MOSFET at 30nm channel Ioff enhances, so for reducing the off current in the MOSFET in the nanometer region also, we have designed the CGAA MOSFET. In the SG-CGAA MOSFET, the off current is decreasing then the planar MOSFET at 30nm channel length. At 30nm in the planar MOSFET Ioff is 5e-4 A which was too close to its current. So the device fails to maintain the  $I_{\text{on}}/I_{\text{off}}$  ratio range. And in the SG-CGAA MOSFET, the off current is 6.79e-12 A, which is very low than the planar MOSFET. The off current is minimized in the CGAA structure. In the DG-CGAA MOSFET, the channel is controlled by two gates (inner and outer) so the gate controllability and Ion enhances and Ioff current reduces. In the CGAA and DG-CGAA MOSFET the off current minimizes but the on current was also low but in the triple material drain current also improves. In triple material, the off current is obtained 7.73e-13 A, which is the lowest among these structures and also the drain current is improved by the influence of the three materials.

The on-current is maximum in the TMDG-CGAA MOSFET and the off current is lowest in the TMDG-CGAA MOSFET. So, according to fig5, we can say that by the introduction of the material engineering in the gate engineering the Ion/Ioff ratio improves. Because in the TMDG-CGAA MOSFET the gate controllability is increased than the CGAA MOSFET and DG-CGAA MOSFET. And the I<sub>D</sub> is dependent on the work function. By the work-function arrangement in the triple material creates a step potential in the channel region. Multiple materials so used instead of single material in the gate electrode, allows the transport efficiency to increase in the channel region. So, the I<sub>on</sub>/I<sub>off</sub> ratio improves in the TMDG-CGAA MOSFET.

### SKIT Research Journal



Figure 5 : Drain current (in Log scale) to  $V_{GS}$ , at  $V_{DS}$  = 1.0V of SG-CGAA MOSFET, DG-CGAA MOSFET and TMDG-CGAA MOSFET at 30nm channel length

Table 4: I<sub>on</sub>/I<sub>off</sub>ratio values of SG-CGAA MOSFET, DG CGAA MOSFET, and TMDG CGAA MOSFET

MOSFET structure	I <sub>on</sub> /I <sub>off</sub> ratio
SG CGAA MOSFET	$2.40 \times 10^7$
DG-CGAA MOSFET	2.27 x 10 <sup>8</sup>
TMDG-CGAA MOSFET	$0.3 \ge 10^{10}$

# 8. CONCLUSION

In the proposed design MOSFET, DIBL is reduced to 1.11mV/V at channel length 30nm. The ratio of  $I_{on}/I_{off}$  is also improved in the proposed design. Whereas in the planar MOSFET the off current also increases, due to the SCEs was arisen, and also the planar MOSFET was not able to sustain the acceptable range of the  $I_{on}/I_{off}$  ratio for the same channel length at 30nm. Transconductance is also improved in this structure. So we can conclude that by using the double gate cylindrical structure and materials the SCEs are reduced effectively in proposed TMDG-CGAA MOSFET.

### REFERENCES

- [1] Nader Shehata1, Abdel-Rahman Gaber, Ahmed Naguib, Ayman E. Selmy, Hossam Hassan, Ibrahim Shoeer, Omar Ahmadien, and Rewan Nabeel," 3D Multi-gate Transistors: Concept, Operation, and Fabrication", Journal of Electrical Engineering, vol.- 3, pp.- 1-14, 2015.
- [2] Jean-Pierre Coling," The SOI MOSFET: From a single gate to multigate. In FinFETs and Other Multi Gate Transistors", ISBN-978-0-387-69166-4, Springer Boston, MA, pp.1-48, 2008.
- [3] B. S. Doyle, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros et al., "High performance fully-depleted tri-gate CMOS transistors", IEEE Electron Device Lett., vol. 2, pp. 263–265, 2003.
- [4] P.Colinge," Multiple-gate SOI MOSFETs," Solid-State Electronics, vol. 48, no. 6, pp. 897-905, 2004.

- [5] Sarvesh Dubey, Abirmoya Santra, Gopikrishna Saramekala, Mirgender Kumar, and Pramod Kumar Tiwari," An Analytical Threshold Voltage Model for Triple-Material Cylindrical Gate-All-Around (TM-CGAA) MOSFETs", IEEE Transactions On Nanotechnology, Vol. 12, No. 5, pp.766-774, 2013.
- [6] Kumar, Arun, Shiv Bhushan, and Pramod Kumar Tiwari. "A threshold voltage model of silicon-nanotube-based ultrathin double gate-all-around (DGAA) MOSFETs incorporating quantum confinement effects." IEEE Transactions on Nanotechnology, Vol,-16, no. 5 pp. 868-875, 2017.
- [7] Razavi, Pedram, and Ali A. Orouji. "Nanoscale triple material double gate (TM-DG) MOSFET for improving short channel effects." In 2008 International conference on advances in electronics and micro-electronics, Vol.-29, no,-04, pp. 11-14, 2008.
- [8] Behzad Razavi", Design of Analog CMOS Integrated Circuits", ISBN 12-5925-5093-X, McGraw-Hill Education, 2016
- [9] Jibesh K. Saha, N. Chakma, and M. Hasan," Impact of Scaling Channel Length on the Performances of Nanoscale FETs," 9th International Conference on Electrical and Computer Engineering, pp.123-126, 2016.
- [10] Ayhan A. Mutlu, and Mahmud Rahman," Two-Dimensional Analytical Model for Drain Induced Barrier Lowering (DIBL) in Short Channel MOSFETs," In proceedings of the IEEE SoutheastCon2000, pp. 340-344, 2000.
- [11] Siddik, A.B., Hossain, N.M., Quader, S. and Chowdhury," Silicon on metal technology merged with cylindrical gate all around FET for enhanced performance", 3rd International Conference on Electrical Information and Communication Technology (EICT) IEEE, pp. 1-4, 2017.
- [12] Shunqukela, M. and Srivastava, V.M., "Dielectric Material (HfO<sub>2</sub>) Effect on Surface Potential for CSDG MOSFET", International Conference on Computer Communication and Informatics (ICCCI) IEEE, pp. 1-5, 2018.
- [13] Kessi, M., A. Benfdila, and A. Lakhlef. "Investigation on cylindrical gate-all-around (GAA) tunnel FETS scaling." IEEE 30th International Conference on Microelectronics (MIEL) IEEE, pp. 199-202., 2017.
- [14] Reddy, G. Venkateshwar, and M. Jagadesh Kumar. "A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two-dimensional analytical modeling and simulation." IEEE Transactions on Nanotechnology, Vol-4, no. 2, pp. 260-268, 2005.
- [15] M. Srivastava. "Scaling effect of cylindrical surrounding double-gate MOSFET: A device beyond 22 nm technology." 4th International Conference on Advanced Computing and Communication Systems (ICACCS) IEEE, pp. 1-5, 2017.
- [16] Srivastava, Viranjay M., G. Singh, and K. S. Yadav. "An approach for the design of Cylindrical Surrounding Double-Gate MOSFET.", 4th IEEE International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications IEEE, pp. 313-316, 2011.
- [17] Verma, Jay Hind K., Yogesh Pratap, Mridula Gupta, Subhasis Haldar, and R. S. Gupta. "CSDG MOSFET: An Advanced novel architecture for CMOS technology." Annual IEEE India Conference (INDICON), pp. 1-5, 2015.
- [18] Jouri, M., and M. H. ShahrokhAbadi. "Analytical investigation of triple-material cylindrical gate surrounded (TM-CGS) MOSFETs with high-K material oxide." Physics journal, Vol. - 1, no. 3 pp. - 325-330, 2015.
- [19] biswajit Jena1, Kumar Prasannajit Pradhan, Prasanna Kumar Sahu, Sidharth Dash1, Guru Prasad Mishra1, Sushanta Kumar Mohapatra," Investigation On Cylindrical Gate All Around (GAA) To Nanowire Mosfet For Circuit

Application", Electronics and Energetics, Vol. 28, No 4, pp. 637 – 643, 2015.
[20] Ortiz-Conde and Adelmo," A review of recent MOSFET

- [20] Ortiz-Conde and Adelmo," A review of recent MOSFET threshold voltage extraction methods", Microelctronics Reliability, vol.-42, no. 4, pp.583-596, 2002
- [21] tiwari, Pramod Kumar, Visweswara Rao Samoju, Thandva Sunkara, Sarvesh Dubey, and Satyabrata Jit. "Analytical modeling of threshold voltage for symmetrical silicon

Nano-tube field-effect-transistors (Si-NT FETs)." Journal of Computational Electronics, Vol. - 15, no. 2, pp. 516-524, 2016.